



MOTOROLA INC.
MOS Integrated Circuits Division

MC68000(AC1)


MC68000

16 Bit Microprocessor Programming Card


3501 Ed Bluestein Blvd. Austin, Texas 78721 Telephone: (512)928-6000

Issue A


Programming Model




Status Register



Instruction Format



Single-Effective-Address-Instruction Operation Word — General Format



Effective Addressing Mode Categories

Type	Mode	Register	Generation	Assembler Syntax
Data Register Direct	000	reg. no.	EA - Dn	Dn
Address Register Direct	001	reg. no.	EA - An	An
Register Indirect	010	reg. no.	EA - (An)	(An)
Postincrement Register Indirect	011	reg. no.	EA - (An), An ← An + N	(An) +
Predecrement Register Indirect	100	reg. no.	An ← An - N, EA - (An)	-(An)
Register Indirect With Offset	101	reg. no.	EA - (An) + d16	d(An)
Indexed Register Indirect With Offset	110	reg. no.	EA - (An) + (Xn) + d8	d(An, Xn)
Absolute Short	111	000	EA - (Next Word)	xxx
Absolute Long	111	001	EA - (Next Two Words)	xxxxxx
Relative With Offset	111	010	EA - (PC) + 16	PC relative
Relative With Index and Offset	111	011	EA - (PC) + (Xn) + d8	PC relative + Xn
Immediate	111	100	Data - Next Word(s)	#xxx
Quick Immediate	—	—	Inherent Data	—
Implied Register	—	—	EA - SR, USP, SP, PC	—

Notes:

EA - Effective Address
An - Address Register
Dn - Data Register

Xn - Address or Data Register used as Index Register
SR - Status Register
PC - Program Counter
d8 - Eight bit Offset (displacement)

d16 - Sixteen bit Offset (displacement)
N - 1 for Byte, 2 for Words and 4 for Long Words
() - Contents of
— - Replaces

Addressing Mode

Mnemonic Operation	Size	Addr. Mode	Dn		An		(An)		(An) +		(An)		d(An)		d(An, Xi)		Abs. W		Abs. L		d(PC)		d(PC, Xi)		s = Immed d = SR/CC	Opcode Bit Pattern				Boolean	Condition Codes
			#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-		1111 11	5432 1098 7654 3210	X N Z V C			
ABCD Add Digits	B	s = Dn s = -(An)	d-	2	6						2	19														1100 RRR1 1100 RRR1	0000 0rrr 0000 1rrr	d10+s10+X-d	* U * U *		
ADD Add Binary	B/W L	s = Dn d = Dn s = Dn d = Dn	d- s- d- s-	2 2 2 2	4 4 8 8	2* ADDA 2	4 8 8 8	2 2 2 2	8 13 22 14	2 2 2 2	8 13 22 14	2 2 2 2	10 15 24 16	4 4 4 4	12 17 26 18	4 4 4 4	14 19 28 20	4 4 4 4	12 17 26 18	6 6 6 6	16 21 30 22	4 4 4 4	12 14 20 20	4 4 6 6	8 8 14 14	1101 DDD0 1101 DDD1 1101 DDD0 1101 DDD1	SSEE EEEE SSEE EEEE 10EE EEEE 10ee eeee	d + Dn - d Dn + s - Dn d + Dn - d Dn + s - Dn	* * * * *		
ADDA Add Address	W L	d = An d = An	s- s-	2 2	8 8	2 2	8 8	2 2	12 14	2 2	12 14	2 2	14 16	4 4	16 18	4 4	18 20	4 4	16 18	6 6	20 22	4 4	16 18	4 4	18 20	4 6	12 14	1101 AAA0 1101 AAA1	1lee eeee 1lee eeee	An + s - An	- - - - -
ADDI Add Immed	B/W L	s = Imm s = Imm	d- d-	4 6	8 16	ADDA ADDA	4 6	17 30	4 6	17 30	4 6	19 32	6 8	21 34	6 8	23 36	6 8	21 34	8 10	25 38							0000 0110	SSEE EEEE	d + # - d	* * * * *	
ADDD Add Quick	B/W L	s = Imm3 s = Imm3	d- d-	2 2	4 8	2* 2	4 8	2 2	13 22	2 2	13 22	2 2	15 24	4 4	17 26	4 4	19 28	4 4	17 26	6 6	21 30							0101 0000	SSEE EEEE	d + # - d	* * * * *
ADDX Add Multi-precision	B/W L	s = Dn s = -(An)	d- d-	2 2	4 8						2	19															1101 RRR1 1101 RRR1 1101 RRR1 1101 RRR1	SS00 0rrr SS00 1rrr 1000 0rrr 1000 1rrr	d + s + X - d	* * * * *	
AND Logical And	B/W L	s = Dn d = Dn	d- s-	2 2	4 4			2 2	13 8	2 2	13 8	2 2	15 10	4 4	17 12	4 4	19 14	4 4	17 12	6 6	21 16	4 4	12 14	4 4	14 20	4 6	8 14	1100 DDD1 1100 DDD0 1100 DDD1 1100 DDD0	SSEE EEEE SSee eeee 10EE EEEE 10ee eeee	d < and > Dn - d Dn < and > s - Dn d < and > Dn - d Dn < and > s - Dn	- * * 0 0
ANDI And Immed.	B/W L	s = Imm s = Imm	d- d-	4 6	8 16			4 6	17 30	4 6	17 30	4 6	19 32	6 8	21 34	6 8	23 36	6 8	21 34	8 10	25 38							0000 0010	SSEE EEEE	d < and > # - d	- * * 0 0
ASL, ASR Arithmetic Shift	B/W L	count = Dn count = #1-8 count = Dn count = #1-8	d- d- d- d-	2 2 2 2	6+2n 6+2n 8+2n 8+2n																						1110 rrrf 1110 000f 1110 rrrf 1110 000f	SS10 0DDD SS00 0DDD 1010 0DDD 1000 0DDD	C ← [] ← 0 X ← Left [] → C Right → X	* * * * *	
Memory BCHG	W B	count = 1 bit# = Dn	d- d-			2*	13	2*	13	2*	15	4*	17	4*	19	4*	17	6*	21								1110 000f 0000 rrr1	11EE EEEE 01EE EEEE	'(bit)# of d → Z, '(bit)# of d →	- - - * - -	
Test and Change	L	bit# = Dn bit# = Imm	d- d-	2 4	< 8 < 12			4	17	4	17	4	19	6	21	6	23	6	21	8	25						0000 1000 0000 rrr1 0000 1000 0000 1000	01EE EEEE 01EE EEEE 01EE EEEE 01EE EEEE	'(bit)# of d → Z, 0 → (bit)# of d	- - - * - -	
BCLR Test and Clear	B L	bit# = Dn bit# = Imm bit# = Dn bit# = Imm	d- d- d- d-					2 4	13 17	2 4	13 17	2 4	15 19	4 6	17 21	4 6	19 23	4 6	17 21	6 8	21 25						0000 rrr1 0000 1000 0000 rrr1 0000 1000	10EE EEEE 10EE EEEE 10EE EEEE 10EE EEEE	'(bit)# of d → Z, 0 → (bit)# of d	- - - * - -	
BSET Test and Set	B L	bit# = Dn bit# = Imm bit# = Dn bit# = Imm	d- d- d- d-					2 4	13 17	2 4	13 17	2 4	15 19	4 6	17 21	4 6	19 23	4 6	17 21	6 8	21 25						0000 rrr1 0000 1000 0000 rrr1 0000 1000	11EE EEEE 11EE EEEE 11EE EEEE 11EE EEEE	'(bit)# of d → Z, 1 → (bit)# of d	- - - * - -	
BTST Bit Test	B L	bit# = Dn bit# = Imm bit# = Dn bit# = Imm	d- d- d- d-					2 4	8 12	2 4	8 12	2 4	10 14	4 6	12 16	4 6	14 18	4 6	12 16	6 8	16 20						0000 rrr1 0000 1000 0000 rrr1 0000 1000	00EE EEEE 00EE EEEE 00EE EEEE 00EE EEEE	'(bit)# of d → Z	- - - * - -	
CHK Check Register Against Bounds	W	d = Dn (bound)	s- (bound)	2	< 43 8	- trap - no - trap		2	< 47 12	2	< 47 12	2	< 49 14	4	< 51 16	4	< 53 18	4	< 51 16	6 20	4 16	4 18	4 20	4 12	< 47	0100 DDD1	10ee eeee	If Dn < 0, or Dn > (bound), then trap	- * U U U		
CLR Clear Operand	B/W L	d = Dn d = Dn	d- d-	2 2	4 6			2 2	13 22	2 2	13 22	2 2	15 24	4 4	17 26	4 4	19 28	4 4	17 26	6 6	21 30						0100 0010	SSEE EEEE	0 → d	- 0 1 0 0	
CMP Compare Binary	B/W L	d = Dn d = Dn	s- s-	2 2	4 6	2* 2	4 6	2 2	8 14	2 2	8 14	2 2	10 16	4 4	12 18	4 4	14 20	4 4	12 18	6 6	16 22	4 4	12 18	4 20	4 6	8 14	1011 DDD0	SSee eeee	Dn - s	- * * * *	
CMPL Compare Memory	W L	d = An d = An	s- s-	2 2	6 6	2 2	6 6	2 2	10 14	2 2	10 14	2 2	12 16	4 4	14 18	4 4	16 20	4 4	12 18	6 6	18 22	4 4	14 18	4 20	4 6	10 14	1011 AAA0 1011 AAA1	1lee eeee 1lee eeee	An - s	- * * * *	
CMPI Compare Imm.	B/W L	s = Imm s = Imm	d- d-	4 6	8 14	CMPL CMPL	4 6	12 20	4 6	12 20	4 6	14 22	6 8	16 24	6 8	18 26	6 8	16 24	8 10	20 28							0000 1100	SSEE EEEE	d - #	- * * * *	
CMPL Compare Memory	B/W L	s = (An) + s = (An) +	d- d-					2 2	12 20																		1011 RRR1	SS00 1rrr	d - s	- * * * *	
DIVS Divide Signed	W	d = Dn	s-	2	< 158			2	< 162	2	< 162	2	< 164	4	< 166	4	< 168	4	< 166	6	< 170	4	< 166	4	< 168	4	< 162	1000 DDD1	1lee eeee	Dn32/s16 → Dn(r,q)	- * * * 0
DIVU Divide Unsigned	W	d = Dn	s-	2	< 140			2	< 144	2	< 144	2	< 146	4	< 148	4	< 150	4	< 148	6	< 152	4	< 148	4	< 150	4	< 144	1000 DDD0	1lee eeee	Dn32/s16 → Dn(r,q)	- * * * 0
EOR Exclusive OR Logical	B/W L	s = Dn s = Dn	d- d-	2 2	4 8			2 2	13 22	2 2	13 22	2 2	15 24	4 4	17 26	4 4	19 28	4 4	17 26	6 6	21 30						1011 rrr1	SSEE EEEE	d ⊕ Dn - d	- * * 0 0	
EORI Exclusive OR Immediate	B/W L	s = Imm s = Imm	d- d-	4 6	8 16			4 6	17 30	4 6	17 30	4 6	19 32	6 8	21 34	6 8	23 36	6 8	21 34	8 10	25 38			4	20	0000 1010	SSEE EEEE	d ⊕ # - d	- * * 0 0		
EXG Exchange Registers	L	s = Dn s = An	d- d-	2 2	6 6	2 2	6 6																				1100 DDD1 1100 AAA1 1100 DDD1	0100 0DDD 0100 1AAA 1000 1AAA	s - d	- - - - -	
EXT Sign Extend	W L	d = Dn d = Dn	d- d-	2 2	4 4								4	8	4	12	4	8	6	12	4	8	4	12			0100 1000 0100 1000 0100 AAA1	1000 0DDD 1100 0DDD 1lee eeee	bit 7 → bit 8-15 bit 15 → bit 16-31 s → An	- * * 0 0	
LEA Load Effective Address	L	d = An	s-					2	4				4	8	4	12	4	8	6	12	4	8	4	12			0100 AAA1	1lee eeee		- - - - -	
LINK Link and Allocate		dsp = Imm	s-			4	18																				0100 1110	0101 0AAA	An - (SP) SP - An SP - dsp - SP	- - - - -	

* Word only
< Maximum value

Opcode Bit Pattern Key

A: Address Register #	e: Source Effective Address	M: Destination EA Mode	r: Source Register	V: Vector #
C: Test Condition	E: Destination Effective Address	P: Displacement	R: Destination Register	
D: Data Register #	f: Direction, 0-Right, 1-Left	Q: Quick Immediate Data	S: Size, 00-B, 01-W, 10-L, 11-Another Operation	

NEG

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0		Size						Effective Address

MOVE to CCR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	1	1						Effective Address

NOT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0		Size						Effective Address

MOVE to SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	1	1						Effective Address

NBCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	0						Effective Address

PEA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	0	1					Effective Address

SWAP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1	0	0				Register

MOVEM Registers to EA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	Sz						Effective Address

Sz: Long=1, Word=0

EXTW

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	0	0	0				Register

EXTL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	1	0	0				Register

TST

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0		Size						Effective Address

TAS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	1	1						Effective Address

MOVEM EA to Registers

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	0	0	1	Sz						Effective Address

Sz: Long=1, Word=0

TRAP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	0				Vector

LINK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	1	0			Register

UNLK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	1	1			Register

MOVE to USP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	0	0			Register

MOVE from USP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	0	1			Register

RESET

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	0

NOP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	1

STOP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	0

RTE

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	1

RTS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	0	1

TRAPV

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	0

RTR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	1

JSR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	1	0						Effective Address

JMP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	1	1						Effective Address

CHK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0		Register		1	1	0						Effective Address

LEA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0		Register		1	1	1						Effective Address

ADDQ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1		Data		0		Size						Effective Address

SUBQ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1		Data		1		Size						Effective Address

Scc

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1		Condition		1	1							Effective Address

DBcc

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1		Condition		1	1	0	0	1				Register

Bcc

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0		Condition										8-bit Displacement

BSR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	0	0	1								8-bit Displacement

MOVEQ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1		Register		0								Data

OR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0		Register				Op-Mode						Effective Address

Op Mode

B	W	L	
000	001	010	Dn+EA--Dn
100	101	110	EA+Dn--EA

DIVU

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0		Register		0	1	1						Effective Address

DIVS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0		Register		1	1	1						Effective Address

SBCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0		Destination Register		1	0	0	0	0	R/M			Source Register

R/M (register/memory): register-register=0, memory-memory=1

SUB

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1		Register				Op-Mode						Effective Address

Op Mode

B	W	L	
000	001	010	Dn-EA--Dn
100	101	110	EA-Dn--EA
	011	111	An-EA--An

SUBX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	Destination Register				1	Size	0	0	R/M	Source Register		

R/M (register/memory): register-register = 0, memory-memory = 1

CMP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Register				Op-Mode		Effective Address					

Op-Mode				Dn-EA	An-EA
B	W	L			
000	001	010			
	011	111			

CMPM

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Register				1	Size	0	0	1	Register		

EOR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Register				1	Size	Effective Address					

AND

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Register				Op-Mode		Effective Address					

Op-Mode				Dn-EA → Dn	EA → Dn → EA
B	W	L			
000	001	010			
100	101	110			

MULU

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Register				0	1	1	Effective Address				

MULS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Register				1	1	1	Effective Address				

ABCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Destination Register				1	0	0	0	0	R/M	Source Register	

R/M (register/memory): register-register = 0, memory-memory = 1

EXGO

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Data Register				1	0	1	0	0	0	Data Register	

EXGA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Address Register				1	0	1	0	0	1	Address Register	

EXGM

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Data Register				1	1	0	0	0	1	Address Register	

ADD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	Register				Op-Mode		Effective Address					

Op-Mode				Dn+EA → Dn	EA → Dn → EA
B	W	L			
000	001	010			
100	101	110			
	011	111			

ADDX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	Destination Register				1	Size	0	0	R/M	Source Register		

R/M (register/memory): register-register = 0, memory-memory = 1

Data Register Shifts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	Count/ Register				d	Size	1/r	Type	Register			

Memory Shifts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	Type				d	1	1	Effective Address			

Shift Type Codes: AS=00, LS=01, ROX=10, RO=11

d (direction): Right=0, Left=1

1/r (count source): Immediate Count=0, Register Count=1

Condition Code Computations

Operations	X	M	Z	V	C	Special Definition
ABCD	*	U	?	U	?	C=Decimal Carry Z=Z·Rm...·R0
ADD, ADDI, ADDQ	*	*	*	?	?	V=Sm·Dm·Rm+Sm·Dm·Rm C=Sm·Dm+Rm·Dm+Sm·Rm
ADDX	*	*	?	?	?	V=Sm·Dm·Rm+Sm·Dm·Rm C=Sm·Dm+Rm·Dm+Sm·Rm Z=Z·Rm...·R0
AND, ANDI, EOR, EORI, MOVEQ, MOVE, OR, ORI, CLR, EXT, NOT, TAS, TST	—	*	*	0	0	
CHK	—	*	U	U	U	
SUB, SUBI, SUBQ	*	*	*	?	?	V=Sm·Dm·Rm+Sm·Dm·Rm C=Sm·Dm+Rm·Dm+Sm·Rm
SUBX	*	*	?	?	?	V=Sm·Dm·Rm+Sm·Dm·Rm C=Sm·Dm+Rm·Dm+Sm·Rm Z=Z·Rm...·R0
CMP, CMPI, CMPM	—	*	*	?	?	V=Sm·Dm·Rm+Sm·Dm·Rm C=Sm·Dm+Rm·Dm+Sm·Rm
DIVS, DIVU	—	*	*	?	0	V=Division Overflow
MULS, MULU	—	*	*	0	0	
SBCD, NBCD	*	U	?	U	?	C=Decimal Borrow Z=Z·Rm...·R0
NEG	*	*	*	?	?	V=Dm·Rm, C=Dm+Rm
NEGX	*	*	?	?	?	V=Dm·Rm, C=Dm+Rm Z=Z·Rm...·R0
BTST, BCHG, BSET, BCLR	—	—	?	—	—	Z=Dn
ASL	*	*	*	?	?	V=Dm·(Dm-1+...+Dm-r) +Dm·(Dm-1+...+Dm-r) C=Dm-r+1
ASL (r=0)	—	*	*	0	0	
LSL, ROXL	*	*	*	0	?	C=Dm-r+1
LSR (r=0)	—	*	*	0	0	
ROXL (r=0)	—	*	*	0	?	C=X
ROL	—	*	*	0	?	C=Dm-r+1
ROL (r=0)	—	*	*	0	0	
ASR, LSR, ROXR	*	*	*	0	?	C=Dm-1
ASR, LSR (r=0)	—	*	*	0	0	
ROXR (r=0)	—	*	*	0	?	C=X
ROR	—	*	*	0	?	C=Dm-1
ROR (r=0)	—	*	*	0	0	

— Not affected

U Undefined

? Other — see Special Definition

*General Case:

X=C

N=Rm

Z=Rm...·R0

Sm — Source operand most significant bit

Dm — Destination operand most significant bit

Rm — Result bit most significant bit

n — bit number

r — shift amount

ASCII Character Set (7-Bit Code)

MS Dig.	0	1	2	3	4	5	6	7
0	NUL	DLE	SP	0	@	P		p
1	SOH	DC1	!	1	A	Q	a	q
2	STX	DC2	"	2	B	R	b	r
3	ETX	DC3	#	3	C	S	c	s
4	EOT	DC4	\$	4	D	T	d	t
5	ENQ	NAK	%	5	E	U	e	u
6	ACK	SYN	&	6	F	V	f	v
7	BEL	ETB	'	7	G	W	g	w
8	BS	CAN	(8	H	X	h	x
9	HT	EM)	9	I	Y	i	y
A	LF	SUB	*	:	J	Z	j	z
B	VT	ESC	+	;	K	[k	
C	FF	FS	,	<	L	\	l	!
D	CR	GS	-	=	M]	m	!
E	SO	RS	.	>	N	(n	~
F	SI	US	/	?	O	-	o	DEL



Hexadecimal and Decimal Conversion

How to use:

Conversion to Decimal: Find the decimal weights for corresponding hexadecimal characters beginning with the least significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.

Conversion to Hexadecimal: Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most significant. Subtract the decimal value found from the decimal number to be converted. With the difference repeat the process to find subsequent hexadecimal characters.

Byte			16			Byte			8			Byte			0		
23	Char	20	19	Char	16	15	Char	12	11	Char	8	7	Char	4	3	Char	0
Hex	Dec		Hex	Dec		Hex	Dec		Hex	Dec		Hex	Dec		Hex	Dec	
0	0		0	0		0	0		0	0		0	0		0	0	
1	1,048,576		1	65,536		1	4,096		1	256		1	16		1	1	
2	2,097,152		2	131,072		2	8,192		2	512		2	32		2	2	
3	3,145,728		3	196,608		3	12,288		3	768		3	48		3	3	
4	4,194,304		4	262,144		4	16,384		4	1024		4	64		4	4	
5	5,242,880		5	327,680		5	20,480		5	1280		5	80		5	5	
6	6,291,456		6	393,216		6	24,576		6	1536		6	96		6	6	
7	7,340,032		7	458,752		7	28,672		7	1792		7	112		7	7	
8	8,388,608		8	524,288		8	32,768		8	2048		8	128		8	8	
9	9,437,184		9	589,824		9	36,864		9	2304		9	144		9	9	
A	10,485,760		A	655,360		A	40,960		A	2560		A	160		A	10	
B	11,534,336		B	720,896		B	45,056		B	2816		B	176		B	11	
C	12,582,912		C	786,432		C	49,152		C	3072		C	192		C	12	
D	13,631,488		D	851,968		D	53,248		D	3328		D	208		D	13	
E	14,680,064		E	917,504		E	57,344		E	3584		E	224		E	14	
F	15,728,640		F	983,040		F	61,440		F	3840		F	240		F	15	

Mnemonic Operation	Size	Addr. Mode	Dn		An		(An)		(An) -		-(An)		d(An)		d(An, Xi)		A s W	Abs.L		d(PC)		d(PC, Xi)		s Immed d SR/CC		Opcode Bit Pattern				Boolean	Condition Codes	
			#	-	#	-	#	-	#	-	#	-	#	-	#	-		#	-	#	-	#	-	#	-	1111 11						
			#	-	#	-	#	-	#	-	#	-	#	-	#	-		#	-	#	-	#	-	#	-	5432 1098 7654 3210						
RORX, ROXL Rotate through X	E/W	count-Dn d-	2	6+2n																					1110 rrrf	SSll ODDD		* * * 0 *				
		count-#1-8 d-	2	6+2n																				1110 QQQf	SS0l ODDD							
	L	count-Dn d-	2	8+2n																					1110 rrrf	l0ll ODDD						
		count-#1-8 d-	2	8+2n																					1110 QQQf	l00l ODDD						
Memory SBBD	W	count-1 d-					2*	13	2*	13	2*	15	4*	17	4*	19	4*	17	6*	21						1110 010f	l1EE EEEE		* U * U *			
Subtract digits	B	s-Dn d-	2	6							2	19													1000 RRRI	0000 Orrr						
		s--(An) d-									2	19														1000 RRRl	0000 lrrr	d10-s10-X-d				
Sec Set Conditionally	B	cc d-	2	6/4			2	13	2	13	2	15	4	17	4	19	4	17	6	21						010l CCCC	l1EE EEEE	If cc true, 1's→d Else, 0's→d	-----			
SUB	B/W	s-Dn d-	2	4	SUBA	2	13	2	13	2	15	4	17	4	19	4	17	6	21						100l DDDl	SSEE EEEE	d-Dn→d	* * * * *				
Subtract Binary		d-Dn s-	2	4	2* 4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	100l DDDO	SSee eeee	Dn-s→Dn				
	L	s-Dn d-			SUBA	2	22	2	22	2	24	4	26	4	28	4	26	6	30							100l DDDl	l0EE EEEE	d-Dn→d				
		d-Dn s-	2	8	2 8	2	14	2	14	2	16	4	18	4	20	4	18	6	22	4	18	4	20	6	14	100l DDDO	l0ee eeee	Dn-s→Dn				
SUBA	W	d-An s-	2	8	2 8	2	12	2	12	2	14	4	16	4	18	4	16	6	20	4	16	4	18	4	12	100l AAAO	llee eeee	An-s→An	-----			
Subtract Address	L	d-An s-	2	8	2 8	2	14	2	14	2	16	4	18	4	20	4	18	6	22	4	18	4	20	6	14	100l AAAl	llee eeee					
SUBI	B/W	s-lmm d-	4	8	SUBA	4	17	4	17	4	19	6	21	6	23	6	21	8	25							0000 0100	SSEE EEEE	d-#→d	* * * * *			
Subtract Immediate	L	s-lmm d-	6	16	SUBA	6	26	6	26	6	32	8	34	8	36	8	34	10	38													
SUBQ	B/W	s-lmm3 d-	2	4	2*	4	2	13	2	13	2	15	4	17	4	19	4	17	6	21						010l QQQl	SSEE EEEE	d-#→d	* * * * *			
Subtract Quick	L	s-lmm3 d-	2	8	2	8	2	18	2	18	2	24	4	26	4	28	4	26	6	30												
SUBX	B/W	s-Dn d-	2	4																					100l RRRl	SS00 Orrr	d-s-X-d	* * * * *				
Subtract Multiprecision		s--(An) d-									2	19													100l RRRl	SS00 lrrr						
	L	s-Dn d-	2	8																					100l RRRl	1000 Orrr						
		s--(An) d-									2	32													100l RRRl	1000 lrrr						
SWAP	W	d-	2	4																					0100 1000	0100 ODDD	Dn[31:16]→ Dn[15:0]	- * * 0 0				
Swap Regis- ter Halves																																
TAS	B	d-	2	4			2	15	2	15	2	17	4	19	4	21	4	19	6	23						0100 1010	l1EE EEEE	test d-cc 1→bit 7 of d	- * * 0 0			
Test and Set Operand																																
TST	B/W	d-	2	4			2	8	2	8	2	10	4	12	4	14	4	12	6	16						0100 1010	SSEE EEEE	test d-cc	- * * 0 0			
Test	L	d-	2	4			2	12	2	12	2	14	4	16	4	18	4	16	6	20												
UNLK					2	12																				0100 1110	0101 1AAA	An→SP, (SP)←An	-----			
Unlink																																

[illegible]

A:	Address Register #	e:	Source Effective Address	M:	Destination EA Mode	r:	Source Register
C:	Test Condition	E:	Destination Effective Address	P:	Displacement	R:	Destination Register
D:	Data Register #	f:	Direction; 0-Right, 1-Left	Q:	Quick Immediate Data	S:	Size; 00-B, 01-W, 10-L, 11-Another Operation

Addressing Mode

Mnemonic Operation	Size	Addr. Mode	Dn		An		(An)		(An) +		-(An)		d(An)		d(An, Xi)		Abs.W		Abs.L		d(PC)		d(PC, Xi)		s = Immed d = SR/CC		Opcode Bit Pattern				Boolean		Condition Codes			
			#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	1111 11	5432 1098	7654 3210	C	X	Z	V	C		
			#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	#	-	5432 1098	7654 3210								
LSL, LSR Logical Shift	B/W	count = Dn	d-	2	6+2n																					1110 rrrf	SS10 1DDD									
		count = #1-8	d-	2	6+2n																					1110 rrrf	SS00 1DDD									
		count = Dn	d-	2	8+2n																						1110 rrrf	1010 1DDD								
		count = #1-8	d-	2	8+2n																						1110 rrrf	1000 1DDD								
Memory	W	count = 1	d-	2	8+2n																					1110 rrrf	11EE EEEE									
MOVE Move Data	B/W	s = Dn	d-	2	4	MOVEA	2	9	2	9	2	9	4	13	4	15	4	13	6	17							00SS RRRM	MMee eeee	s → d							
		s = An	s-	2	4	MOVEA	2	9	2	9	2	9	4	13	4	15	4	13	6	17																
		s = (An)	d-	2	8	MOVEA	2	13	2	13	2	13	4	17	4	19	4	17	6	21																
		s = (An) +	d-	2	8	MOVEA	2	13	2	13	2	13	4	17	4	19	4	17	6	21																
		s = -(An)	d-	2	10	MOVEA	2	15	2	15	2	15	4	19	4	21	4	19	6	23																
		s = d(An)	d-	4	12	MOVEA	4	17	4	17	4	17	6	21	6	23	6	21	8	25																
		s = d(An, X)	d-	4	14	MOVEA	4	19	4	19	4	19	6	23	6	25	6	23	8	27																
		s = Abs.W	d-	4	12	MOVEA	4	17	4	17	4	17	6	21	6	23	6	21	8	25																
		s = Abs.L	d-	6	16	MOVEA	6	21	4	21	6	21	8	25	8	27	8	25	10	29																
		s = d(PC)	d-	4	12	MOVEA	4	17	4	17	4	17	6	21	6	23	6	21	8	25																
		s = d(PC, X)	d-	4	14	MOVEA	4	19	4	19	4	19	6	23	6	25	6	23	8	27																
		s = Imm	d-	4	8	MOVEA	4	13	4	13	4	13	6	17	6	19	6	17	8	21																
		L	s = Dn	d-	2	4	MOVEA	2	14	2	14	2	14	4	18	4	20	4	18	6	22															
		L	s = An	d-	2	4	MOVEA	2	14	2	14	2	14	4	18	4	20	4	18	6	22															
		L	s = (An)	d-	2	12	MOVEA	2	22	2	22	2	22	4	26	4	28	4	26	6	30															
		L	s = (An) +	d-	2	12	MOVEA	2	22	2	22	2	22	4	26	4	28	4	26	6	30															
		L	s = -(An)	d-	2	14	MOVEA	2	24	2	24	2	24	4	28	4	30	4	28	6	32															
		L	s = d(An)	d-	4	16	MOVEA	4	26	4	26	4	26	6	30	6	32	6	30	8	34															
		L	s = d(An, X)	d-	4	18	MOVEA	4	28	4	28	4	28	6	32	6	34	6	32	8	36															
		L	s = Abs.W	d-	4	16	MOVEA	4	26	4	26	4	26	6	30	6	32	6	30	8	34															
L	s = Abs.L	d-	6	20	MOVEA	6	30	4	30	6	30	8	34	8	36	8	34	10	38																	
L	s = d(PC)	d-	4	16	MOVEA	4	26	4	26	4	26	6	30	6	32	6	30	8	34																	
L	s = d(PC, X)	d-	4	18	MOVEA	4	28	4	28	4	28	6	32	6	34	6	32	8	36																	
L	s = Imm	d-	6	12	MOVEA	6	22	6	22	6	22	8	26	8	28	8	26	10	30																	
MOVE Move to Con- dition Codes	W	d = CCR	s-	2	12		2	16	2	16	2	18	4	20	4	22	4	20	6	24	4	20	4	22	4	16	0100 0100	11ee eeee	s → CCR							
MOVE Move to/from Status Reg.	W	d = SR	s-	2	12		2	16	2	16	2	18	4	20	4	22	4	20	6	24	4	20	4	22	4	16	0100 0110	11ee eeee	s → SR							
		s = SR	d-	2	6		2	13	2	13	2	15	4	17	4	19	4	17	6	21							0100 0000	11EE EEEE	SR → d							
MOVE Move to/from User SP (A7)	L	s = USP	d-		2	4																				0100 1110	0110 1AAA	USP → An								
		d = USP	s-		2	4																				0100 1110	0110 0AAA	An → USP								
MOVEA Move Address	W	d = An	s-	2	4	2	4	2	8	2	8	2	10	4	12	4	14	4	12	6	16	4	12	4	14	4	8	0001 AAA0	0lee eeee	s → An						
		L	d = An	s-	2	4	2	4	2	12	2	12	2	14	4	16	4	18	4	16	6	20	4	16	4	18	6	12	0010 AAA0	0lee eeee						
MOVEM Move Multiple Registers	W	s = Xn	d-		4	8+5n			4	8+5n	6	12+5n	6	14+5n	6	12+5n	8	16+5n									0100 1000	10EE EEEE	Xn → d							
		d = Xn	s-		4	12+4n	4	12+4n			6	16+4n	6	18+4n	6	16+4n	8	20+4n	6	16+4n	6	18+4n					0100 1100	10ee eeee	s → Xn							
		L	s = Xn	d-		4	8+10n			4	8+																									

Exception Vector Assignment

Vector Number(s)	Address			Assignment
	Dec	Hex	Space	
0	0	000	SP	Reset: Initial SSP
—	4	004	SP	Reset: Initial PC
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
12*	48	030	SD	(Unassigned, reserved)
13*	52	034	SD	(Unassigned, reserved)
14*	56	038	SD	(Unassigned, reserved)
15	60	03C	SD	Uninitialized Interrupt Vector
16-23*	64	04C	SD	(Unassigned, reserved)
	95	05F		
24	96	060	SD	Spurious Interrupt
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32-47	128	080	SD	TRAP Instruction Vectors
	191	0BF		
48-63*	192	0C0	SD	(Unassigned, reserved)
	255	0FF		
64-255	256	100	SD	User Interrupt Vectors
	1023	3FF		

Exception Processing Clock Periods

Exception	Periods
Address Error	57
Bus Error	57
Interrupt	47
Illegal Instruction	37
Privileged Instruction	37
Trace	37

*The interrupt acknowledge bus cycle is assumed to take four external clock periods

Reference Classification


Function Code Output			Reference Class
FC2	FC1	FC0	
0	0	0	(Unassigned, Reserved)
0	0	1	User Data
0	1	0	User Program
0	1	1	(Unassigned, Reserved)
1	0	0	(Unassigned, Reserved)
1	0	1	Supervisor Data
1	1	0	Supervisor Program
1	1	1	Interrupt Acknowledge

*Vector numbers 12, 13, 14, 16 through 23 and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.

Exception Grouping and Priority

Group	Exception	Processing
0	Reset Bus Error Address Error	Exception processing begins at the next minor cycle
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction
2	TRAP, TRAPV, CHK Zero Divide	Exception processing is started by normal instruction execution

Supervisor Stack Order for Exception



R/W (read/write): write=0, read=1

I/N (instruction/not): instruction=0, not=1

Exception Vector Format

Word 0	New Program Counter (High)	A0-0, A1-0
Word 1	New Program Counter (Low)	A0-0, A1-1

Peripheral Vector Number Format

D15	D8				D7				D0			
Ignored				v7	v6	v5	v4	v3	v2	v1	v0	

Where

v7 is the MSB of the Vector Number

v0 is the LSB of the Vector Number

Address Translated from 8-Bit Vector Number

A23	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
All Zeroes	v7	v6	v5	v4	v3	v2	v1	v0	0	0	0

Operation Code Map

Bits 15 thru 12	Operation
0000	Bit Manipulation/MOVEP/Immediate
0001	Move Byte
0010	Move Long
0011	Move Word
0100	Miscellaneous
0101	ADDQ/SUBQ/SCC/DBCC
0110	BCC, BSR
0111	MOVEQ
1000	OR/DIV/SBCD
1001	SUB/SUBX
1010	(Unassigned)
1011	CMPEQ
1100	AND/MUL/ABCD/EXG
1101	ADD/ADDX
1110	Shift/Rotate
1111	(Unassigned)

Dynamic Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1	Type	Effective Address						

Static Bit

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0	0	Type	Effective Address					

Bit Type Codes: TST=00, CHG=01, CLR=10, SET=11

MOVEP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	Op-Mode	0	0	1	Register			

Op Mode: Word to Reg=100, Long to Reg=101, Word to Mem=110, Long to Mem=111

OR Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	Size	Effective Address						

AND Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	Size	Effective Address						

SUB Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0	Size	Effective Address						

ADD Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0	Size	Effective Address						

EOR Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	0	Size	Effective Address						

CMP Immediate

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	0	0	Size	Effective Address						

MOVE Byte

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	Destination Register	Mode	Mode	Source Register								

MOVE Long

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	Destination Register	Mode	Mode	Source Register								

MOVE Word

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	Destination Register	Mode	Mode	Source Register								

NEGX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	Size	Effective Address						

MOVE from SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	1	1	Effective Address					


CLR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	1	0	Size	Effective Address						





Conditional Tests

Mnemonic	Condition	Encoding	Test
T	true	0000	1
F	false	0001	0
HI	high	0010	C > Z
LS	low or same	0011	C < Z
CC	carry clear	0100	C
CS	carry set	0101	C
NE	not equal	0110	Z
EQ	equal	0111	Z
VC	overflow clear	1000	V
VS	overflow set	1001	V
PL	plus	1010	N
MI	minus	1011	N
GE	greater or equal	1100	N > V + N > V
LT	less than	1101	N > V + N > V
GT	greater than	1110	N > V + Z + N > V + Z
LE	less or equal	1111	Z + N > V + N > V


Word Organization In Memory



Data Organization In Memory




Addresses
1 address = 32 bits



MSB - Most Significant bit
LSB - Least Significant bit

Decimal Data
2 binary coded decimal digits = 1 byte



MSD - Most Significant digit
LSD - Least Significant digit

Exception Vector Assignment

Vector Number(s)	Address			Assignment
	Dec	Hex	Space	
0	0	000	SP	Reset: Initial SSP
1	4	004	SP	Reset: Initial PC
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
12*	48	030	SD	(Unassigned, reserved)
13*	52	034	SD	(Unassigned, reserved)
14*	56	038	SD	(Unassigned, reserved)
15	60	03C	SD	Uninitialized Interrupt Vector
16-23*	64	04C	SD	(Unassigned, reserved)
	95	05F		
24	96	060	SD	Spurious Interrupt
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32-47	128	080	SD	TRAP Instruction Vectors
	191	0BF		
48-63*	192	0C0	SD	(Unassigned, reserved)
	255	0FF		
64-255	256	100	SD	User Interrupt Vectors
	1023	3FF		

*Vector numbers 12, 13, 14, 16 through 23 and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.

Exception Processing Clock Periods

Exception	Periods
Address Error	57
Bus Error	57
Interrupt	47
Illegal Instruction	37
Privileged Instruction	37
Trace	37

*The interrupt acknowledge bus cycle is assumed to take four external clock periods


Reference Classification

Function Code Output			Reference Class
FC2	FC1	FC0	
0	0	0	(Unassigned, Reserved)
0	0	1	User Data
0	1	0	User Program
0	1	1	(Unassigned, Reserved)
1	0	0	(Unassigned, Reserved)
1	0	1	Supervisor Data
1	1	0	Supervisor Program
1	1	1	Interrupt Acknowledge

Exception Grouping and Priority

Group	Exception	Processing
0	Reset Bus Error Address Error	Exception processing begins at the next minor cycle
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction
2	TRAP, TRAPV, CHK Zero Divide	Exception processing is started by normal instruction execution

Supervisor Stack Order for Exception



R/W (read/write): write = 0, read = 1
I/N (instruction/not): instruction = 0, not = 1

Exception Vector Format

Word 0	New Program Counter (High)	A0-0, A1-0
Word 1	New Program Counter (Low)	A0-0, A1-1

Peripheral Vector Number Format

D15	D8 D7						D0				
Ignored				v7	v6	v5	v4	v3	v2	v1	v0

Where:
v7 is the MSB of the Vector Number
v0 is the LSB of the Vector Number

Address Translated from 8-Bit Vector Number

A23	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
All Zeroes	v7	v6	v5	v4	v3	v2	v1	v0	0	0	0